This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

THIS PAGE BLANK (USPTO)

Europäisches Patentamt

European Patent Office

Office européen des brevets



EP 1 011 139 A1

(12)

EUROPEAN PATENT APPLICATION

published in accordance with Art. 158(3) EPC

- (43) Date of publication: 21.06.2000 Bulletin 2000/25
- (21) Application number: 98905817.7
- (22) Date of filing: 09.03.1998

- (51) Int. Cl.7: **H01L 23/12**; H05K 3/46
- (86) International application number: PCT/JP98/00960

(11)


(87) International publication number: WO 98/40914 (17.09.1998 Gazette 1998/37)

- (84) Designated Contracting States: DE
- (30) Priority: 13.03.1997 JP 8204097 15.03.1997 JP 8221397 11.06.1997 JP 17101697 17.06.1997 JP 17768797 05.02.1998 JP 4139998
- (71) Applicant: IBIDEN CO., LTD.
 Ogaki-shi Gifu-ken 503-8604 (JP)
- (72) Inventors:
 - TAKADA, Masaru, Ibiden Co., Ltd Ogaki-shi, Gifu-ken 503-8559 (JP)
 - MINOURA, Hisashi, Ibiden Co., Ltd
 Ogaki-shi, Gifu-ken 503-8559 (JP)

- TSUKADA, Kiyotaka, Ibiden Co., Ltd
 Ogaki-shi, Gifu-ken 503-8559 (JP)
- KOBAYASHI, Hiroyuki, Ibiden Co., Ltd Ogaki-shi, Gifu-ken 503-8559 (JP)
- KONDO, Mitsuhiro, Ibiden Co., Ltd Ogaki-shi, Gifu-ken 503-8559 (JP)
- (74) Representative:
 Geyer, Werner, Dr.-Ing.
 Patentanwälte
 Geyer, Fehners & Partner
 Perhamerstrasse 31
 80687 München (DE)

(54) PRINTED WIRING BOARD AND METHOD FOR MANUFACTURING THE SAME

(57) In a printed wiring board, an odd number (n) of conductive layers (11-13) and insulating layers (21-23) are alternately laminated upon another. The first conductive layer (11) is constituted as a parts connecting layer and the n-th conductive layer (13) is constituted as an external connecting layer which is connected to external connecting terminals (7). The second to (n-1)-th conductive layers (12) are constituted as current transmitting layers for transmitting internal currents. The surface of the n-th conductive layer (13) is coated with the outermost n-th insulating layer (23) in a state where the external connecting terminals (7) are exposed on the surface. It is preferable to constitute the initial insulating layers of a glass-cloth reinforced prepreg and the external insulating layers of a resin.



EP 1 011 139 A1

Description to a support

TECHNICAL FIELD: :: 14 (414,4

[0001]. The present invention relates generally to a multilayered printed wiring board capable of realizing high-density packaging and a method for manufacturing the same, and particularly to a printed wiring board having an odd number of conductive layers, a printed wiring board having build-up layers formed by using the additive method and the like, a method of forming interconnecting through holes for electrically connecting conductive layers and narrowing the pitch between solder balls for external connection and the interconnecting through holes.

BACKGROUND ART

Conventional printed wiring boards include [0002] those having conductive layers 911 to 914 built up successively, as shown in Figure 42. The conductive layers 2 911 to 914 are electrically connected to one another via ... interconnecting through holes 931, to 933. Insulating layers 921 to 923 are interposed between the conducentive layers 911 to 914, respectively. Her continued to

[0003] The conductive layer 911 is a componentconnecting, layer on which an electronic component 961 is mounted and conducts electric currents in and out of the electronic component 961. The conductive layer 911 which is one of the outermost layers and the electronic component 961 are electrically connected to each other by bonding wires 962. The conductive layer 914 which is the other outermost layer serves as an external connecting layer for connecting external connecting terminals 97, and leading electric currents in and out of a printed wiring board 941. The internal conductive layers 912 and 913 are electric current transmitting layers for transmitting internal currents of the printed wiring board

[0004] ii Next; the imethod of manufacturing the above printed wiring board will be described...

[0005] First, as shown in Figure 43, conductive layers 912 and 913 are formed on the upper side and lower side of an insulating layer 922 respectively. Further, interconnecting through holes 932 are formed, through the insulating layer 922, and the wall of each interconnecting through hole 932 is covered with a metal plating : film 95. A resin 92 is then packed in the interconnecting e i vidoler sich di through holes 932.

#[0006]:####Next, an insulating layer, 92[1] and a copper foil are laminated on the upper side of the insulating layer 922, while an insulating layer 923 and a copper foil are laminated on the lower side, followed by etching of the copper foils to form conductive layers 9.11 and 914. [0007] - Subsequently, as shown-in:Figure: 44; finterconnecting through holes 931 and 933 are formed through the insulating layers 921 and 923 to expose the surfaces of the internal conductive layers 912 and 913,

respectively.

[0008], Then, as shown in Figure 42, a metal plating film 95 is formed on the walls of the interconnecting through holes 931 and 933, and external connecting terminals 97 are bonded onto the surface of the outermost conductive layer 914.

Thus, the printed wiring board 941 can be [0009]

obtained...

By repeating the procedures shown in Figures 43 and 44, the number of conductive layers to be built up in the printed wiring board 941 can be increased. The thus obtained printed wiring board has insulating layers and conductive layers built up alternately both on the upper side and on the lower side of the center insulating layer 922. Therefore, an even number of conductive layers are formed according to the above method.

[0011] However, the conventional method of manufacturing printed wiring boards as described above is not suitable for building up an odd number of conductive layers, although it can build up an even number of conductive layers efficiently

To describe, for example, a case where a [0012] printed wiring board having five conductive layers 910 to 914 built up, as shown in Figure 45, is manufactured, the second to fifth conductive layers 911 to 914 are built up first, as shown in Figure 46, in the same manner as described above, except that the conductive layer 914 is an unpatterned copper foil.

[n013] Next, as shown in Figure 47, the conductive layer,914 is removed comoletely, and then interconnecting through holes 931 are formed, as shown in Figure 48 followed by formation of a metal plating film 95 on the wall of each through hole 931. Subsequently, as 35 .. shown in Figure 49 prepregs are laminated and pressbonded to form insulating layers 920 and 924. Conductive layers 910 and 914 are then formed on the surfaces of the insulating layers 920 and 924 respectively, followed by formation of interconnecting through holes 930 40 and 933 through the insulating layers 920 and 924 respectively, as shown in Figure 50. A metal plating film 95 is formed on the walls of the through holes 930 and 933, as shown in Figure 45.

[0014] As described above, when a printed wiring មុន្ត board having an odd number of conductive layers is manufactured, it is necessary, in order to prevent warpning of the press-bonded printed wiring board from occurring, to carry out, after formation of the internal conductive layers 911 and 914, the procedure of removing the conductive layer 914. Thus, the conventional method requires wasteful a procedure and is an extremely inefficient manufacturing method. Further, the insulating layers formed are too thick to meet the purpose of achieving downsizing of printed wiring grant the fact of a market 55 boards.

[00:15] ... ,Under such circumstances, it can be considered to form an insulating layer 920 and a conductive layer 910 only on one side of the insulating layer 921. In this case, however, warping of the printed wiring board can occur in the step of press-bonding a prepred for forming the insulating layer 920.

[0016] Meanwhile in a multilayer build-up type printed wiring board, the internal insulating layers 1921 and 923 to be embedded in it are reslins, so that they have high coefficients of water absorption of 0.5 to 1.0 % and have high water contents. The water is vaporized naturally with passage of time to assume the form of water vapor which collects mainly for example, between the insulating layer 921 and the adjacent insulating layers 922 and 920 and between the insulating layer 923 and the adjacent insulating layers 922 and 924.

[0017] Accordingly, it is likely that the interlayer adhesion is lowered and that the layers undergo delamination. Particularly, the greater the number of layers laminated, the greater becomes the number of water-containing internal insulating layers, and the higher becomes the tendency of interlayer delamination.

[0018] Meanwhile, referring to manufacturing of printed wiring boards, there is a method invented by us previously and disclosed in Japanese Patent Application No. Hei 8-21975. That is, as shown in Figure 51, a conductive layer is formed on each insulating layer in step S91, and then interconnecting through hole-forming through holes are defined in each insulating layer in step S92. Steps S91 and S92 are repeated corresponding to the number n of insulating layers to be laminated. Next, in step S93, the number n of insulating layers are laminated via an adhesive material and positioned such that the through holes in the respective layers may communicate with one another to constitute interconnecting through holes. In step S94, the adhesive material is melted by heating and the like, and the layers are pressbonded together to form a multilayer substrate. In step S95, a conductive material, such as a solder and the like is packed into the interconnecting through holes to impart conductivity to them. Thus, a printed wiring board is obtained.

[0019] However, in the conventional method of manufacturing printed wiring boards described above, interconnecting through hole-forming through holes must be defined in each insulating layer independently. Accordingly, the method requires intricate procedures of defining through holes. Further, the through holes must be positioned. Particularly, with the reduction in the size of the interconnecting through holes, it is becoming difficult to carry out accurate registration of the through holes.

[0020] Meanwhile, in a multilayer printed wiring board, pads for connecting external terminals such as solder balls are provided on the othermost layer. In this case, the interconnecting through holes must be electrically connected with the pads by connecting circuits. However, the connecting circuits which occupy a large surface area are a hindrance in achieving high density packaging on the substrate surface. Particularly, in a multilayer printed wiring board, it is necessary to form

high-density wiring on the uppermost surface. Further, large amounts of electric currents must fed in and out through the external connecting terminals.

[0021] The present invention is directed, in view of the problems inherent in the prior art described above, to provide a printed wiring board which can improve electrical properties of multilayered wiring boards and a method for manufacturing the same. Particularly, it is a first objective of the present invention to build up an odd number of conductive layers efficiently with no warping. A second objective of the present invention is to prevent delamination of layers. A third objective of the present invention is to form interconnecting through holes at accurate positions. A fourth objective of the present invention is to carry out transference of alhuge amount of electrical information through solder balls for external connection and also to achieve high densification of surface packaging.

DISCLOSURE OF THE INVENTION 103/4/

[0022] A first aspect of the present invention is a printed wiring board having an odd number in of conductive layers which are built up via insulating layers respectively and which are electrically connected to one "another by interconnecting through holes, characterized in that the first conductive layer is a component-conhecting layer on which an electronic component is to be mounted and which leads electric currents in and out of the electronic component, the n-th conductive layer is an external connecting layer for connecting external connecting terminals for leading currents in and out of the printed winne board, the second to (n-1)-th conductive layers are current transmitting layers for transmitting internal currents of the printed wiring board, and the surface of the n-th conductive layer is covered with the nith and outermost insulating layer which is the outermost layer with the external connecting terminals being exposed.

[0023] What is noticeable most in the first aspect of the invention is that the printed wiring board has an odd number in of conductive layers and the surface of the n-th conductive layer is covered with the n-th and outer-most insulating layer with the external connecting termi-

[0024] In the first aspect of the invention; the odd number in means an integer excluding 1, which cannot be divided by 2 into a numeral with no decimal fraction, for example, 3, 5 and 7. The reason why 1 is excluded from the odd number in is that such a constitution having enly one conductive; layer cannot constitute a printed wifing board.

et [0025] ** Actions and effects of the first aspect of the

55 [0926] The printed wiring board according to the first aspect of the invention has an odd number n of conductive layers formed between an odd number n of insufacting layers, respectively. The (n +/1)/2-th insulating

layer is a central insulating layer and has on the upper side and lower side the same number of insulating layers respectively: Accordingly, no warping occurs in the printed wiring board during press-bonding of prepregs for forming insulating layers.

[0027] Further, conductive layers can be built up on the upper side and lower side of the central insulating layer efficiently.

[0028] Therefore; the printed wiring board according to the first aspect of the invention is of the structure which facilitates building up of an odd number n of conductive layers.

[0029] Further, the n-th and last conductive layer is covered with the n-th and outermost insulating layer serving as the outermost layer. Accordingly, the n-th conductive layer is embedded in the printed wiring board. However, the external connecting terminals connected to the n-th conductive layer are exposed through connecting holes of the n-th insulating layer, so that electric currents can be led in and out of the printed wirding board through the external connecting terminals.

[0030] The external connecting terminals are preferably solder balls. The solder balls can stably lead relectric currents in and out through the n-th conductive blayers.

[0031] It is also possible to connect external conhe hecting terminals to the surface of the n-th conductive া layer and to build up an:(n: +া) -th conductive layer on the surface of the n-th insulating layer present on the nth conductive layer. In this case, the resulting printed wiring board comes to have an even number of conductive layers. External connecting terminals can be connected to the surface of the (a + 1)-th conductive layer. [0802] ReThe imethod of manufacturing the above printed wiring board can be exemplified as follows: a method of manufacturing a printed wiring board having an odd number n of conductive layers which are built up via insulating layers respectively and are electrically connected to one another via interconnecting through holes; the method comprising the steps of: interposing insulating layers between second to n-th-conductive layers respectively and also forming interconnecting through holes for electrically connecting the conductive layers to one another; laminating a prepreg and a copper foil on the surface of the second conductive layer, white laminating and press-bonding a prepreg on the surface of the n-th conductive layer to form a multilayer substrate having an odd number of insulating layers and also locating the second to n-th conductive layers as internal layers of the multilayer substrate; etching the copper foil to form a first conductive layer; forming interconnecting through holes and connecting holes in the first insulting layer and in the n-th insulating layer respectively; forming a metal plating film for electrically connecting the first conductive layer with the second conductive layer on the walls of the interconnecting through holes of the first insulating layer; and connecting external connecting terminals to the surface of the n-

 the concuctive layer exposed through the interconnecting through holes of the n-th insulating layer.

[0033] What is most noticeable in this method is that a prepreg and a copper foil for forming the first consolidative layer are laminated on the surface of the second conductive layer and that only a prepreg is laminated on the surface of the n-th conductive layer. When the prepregs and the copper foil are press-bonded, the first insulating layer and the n-th insulating layer are formed simultaneously by this press-bonding. Accordingly, the second to (n-1)-th insulating layers already laminated into a single body receive, on the upper sides and the lower sides, thermal stress evenly from the prepregs during the press-bonding, so that no warping occurs in the printed wiring board.

[0034] Further, the n-th and last conductive layer is covered on the surface with an insulating layer formed by laminating and press-bonding a, prepried. In this state, no electric current can be led in and out through the n-th conductive layer. However, connecting poles are defined in the outermost insulating layer to expose the external connecting terminals through these continecting holes, and thus electric currents can be led in an and out through the n-th and last conductive layer.

25 [0035] In addition, the external connecting terminals are preferably solder balls. The solder balls can the lead stably electric currents in and out through the n-th conductive layer.

[0036]... The conductive layers referred to above mean all sorts of conductive patterns which can be formed on the surfaces of insulating substrates for example, wiring circuits pads, terminals and lands. Conductive patterns are formed for example by etching metal foils on by metal plating.

35 [0037] no. The insulating layers include synthetic resin single substances, prepriegs, etc. The synthetic resins refinctude, for example, epoxy, resins, phenol resins, polytimide resins, polybutadiene resins and fluororesins.

to the first aspect of the invention can be utilized, for example, as memory modules, multichip modules, mother boards, daughter boards and plastic packages.

[1028] Methods of defining interconnecting through tenholes and connecting holes include, for example, irradiation of laser beams onto the insulating layers at the positions where holes are to be formed; chemical melting of the insulating layers, at the positions where holes are to be formed; chemical melting of the insulating layers, at the positions where holes are to be formed; chemical melting of the insulating layers at the positions where holes

[0040] III. A second aspect of the present invention is a printed wiring board comprising an internal insulating substrate having a conductor circuit formed on the surface, at least one internal insulating layer laminated on the surface of the internal insulating, substrate, and an external insulating layer laminated, on the surface of the internal insulating layer, the internal insulating layer and the external insulating layer having an internal conductor circuit and an external conductor circuit respectively; wherein the internal insulating layer is of a glass cloth-

reinforced prepred; and the external insulating layer is 10 8 m 1 1 1 1 1985 of a resin.

The glass cloth-reinforced prepreg referred [0041] to above means a material obtained by impregnating a glass cloth base material with a resin. However, in the second aspect of the invention, it is particularly preferred to use a prepreg containing 30 to 70 % by weight of glass cloth. Thus, the coefficient of water absorption can be lowered to prevent interlayer delamination from occurring. Meanwhile, those prepregs which contain less than 30 % by weight of glass cloth come to have high coefficient of water absorption to be liable to undergo interlayer delamination; whereas those which contain more than 70 % by weight of glass cloth is likely to show low interlayer adhesion, since the absolute amount of resin is small. 1406.0

Further! the outermost insulating layer may [0042] be formed using the same prepreg as used for the internal insulating layers. Her the the enterte controller

board according to the second aspect of the invention, interconnecting through holes, blind via holes, via holes, etc. can be formed in the internal insulating substrate. internal insulating layer(s) and external insulating layer. Further, on the external insulating layer, ilands for mounting solder balls, a solder resist for securing insulation between external conductor circuits, etc. can be formed. That is, the printed wiring board according to the second aspect of the invention may have various structures generally employed in printed wiring boards. [0044] Actions of the second aspect of the present invention will be described below. 45 PH DIEL 21

In the printed wiring board according to the second aspect of the invention, a glass cloth-reinforced prepreg constitutes the internal insulating layer, while a resin constitutes the external insulating layer. That is, since the internal insulating layer contains the glass cloth, coefficient of water absorption can be reduced in the layer. Accordingly, the coefficient of water absorption of the internal insulating layer as a whole can be reduced. The Paint of their C of 3 06 t

[0046] Therefore, the absolute amount of water to the be contained in the internal insulating layer is reduced, in turn, the absolute amount of water vapor to be formed by vaporization of the water content is reduced. Thus, the amount of water vapor collecting between the layers is reduced, increasing interlayer adhesion at the party

[0047] ** That is; the printed wiring board according to the second aspect of the invention has a highly reliable structure: sincerit hardly undergoes interlayer delaminain at this fire to the complete product to the tree tion:

Further since the external insulating layer is [0048] of a resin, it facilitates formation of fine patterns. Therefore, the printed wiring board according to the second aspect of the invention facilitates formation of a high-"density substrate: "The state of their conclusions as

*[0049] ***As described above according to the second aspect of the invention, printed wiring boards which

hardly undergo interlayer delamination and can maintain high reliability even if the printed wiring board is allowed to have a higher multilayer, structure, can be provided.

Further, the printed wiring board according [0050] to the second aspect of the invention can be utilized, for example, as memory modules, multichip modules, mother boards, daughter boards and plastic packages.

It is preferred to form two or more internal [0051] 10 ' insulating layers. According to this structure, printed wir-"sing boards having higher multilayer structures and high reliability can be obtained.

The coefficient of water absorption in the [0052] internal insulating layer is preferably 0.1 to 0:3 %. Thus, the effects to be brought about according to the second aspect of the invention can be secured. It is difficult to form such prepregs as having coefficients of water absorption of less than 0.1 %; whereas prepregs having is coefficients of water absorption of more than 0. 3 % [0043] ** It should be noted that in the printed wiring: 20% contain too much water to exhibit the effect to be brought about according to the second aspect of the سجور مراة invention.

[0053] HA third aspect of the invention is a method of Imanufacturing a printed wiring board having applurality of conductive layers which are built up via insulating layreleast respectively and are electrically connected to one another via interconnecting through holes; the method comprising the steps of forming conductive layers on a plurality of insulating layers respectively; laminating and press-bonding the resulting insulating layers to form a multilayer substrate; irradiating a laser beam upon the multilayer substrate at interconnecting through holeseforming portions to define interconnecting through holes such that the bottoms of these through holes reach the conductive layers fusing solder balls against the intera connecting through holes and filling them with the sol-Built is a stream device of March 18

I . E.

T. see . 3

1938 CO

[0054] . Actions and effects of the third aspect of the terinvention will be described.

40 [0055]: In the third aspect of the invention, after the -yellinsulating-dayers are laminated; a laser beam is irradi-. ... ated to form interconnecting through holes. Accordingly, a deinterconnecting through holes penetrating all of the actinsulating layers are formed by a single hole-defining 45. procedure. Further, there is not need, of forming inter-- at connecting through hole-defining through holes in the respective insulating layers independently, facilitating formation of interconnecting through holes.

[0056] hat a Furthermore, according to the third aspect of (the invention, interconnecting through holes having difis a ferent depths can be formed by the single hole-defining procedure. .ii -1111 . . . 1.1 Call ()

.... [0057]: Unlike the prior art, insulating layers need not be positioned for securing continuity of the through 55: holes: Further, even; small interconnecting through · holes can be formed accurately.

va. [0058] ... Further, the interconnecting through holes are filled with a solder, and solder balls are fused to the openings of the interconnecting through holes, so that electric currents flowing across the internal conductive layers can be taken cut easily through the solder and solder balls.

[0059] The walls of the interconnecting through holes are preferably covered with metal plating films, and thus conductivity can be imparted to these through holes.

[0060] The conductive layers preferably have a thickness of 10 to 70 µm. If they have a thickness of less than 10 µm! holes are likely to be formed in the conductive layers by the laser beam irradiation; whereas if they have a thickness of more than 70 µm, patterning of the conductive layers is likely to be difficult.

files made of a glass fiber-reinforced resin. Such insulating layers facilitate the shole-defining procedures using laser beam, and besides thinning of printed wiring boards can be realized.

[0062] PAs the laser beam 341, for example, a CO₂ laser and an eximer laser can be used.

[0063] As the insulating layer, for example, synthetic resin single substances, resin base materials containing synthetic resins and inorganic fillers, cloth base materials containing synthetic resins and inorganic cloth, etc. can be used. The synthetic resins include, for example, epoxy resins, phenol resins, polymide resins, polybutadiene resins and fluororesins. Insulating layers formed using such synthetic resins only are occasionally laminated as prepregs for solder resists between other insulating layers.

rough) Further, the inorganic fillers to be added to the synthetic resins include, for example, glass short fibers, silica powders; mica powders; alumina and carbon.

Base materials containing mixtures of synthetic resins and inorganic fillers show high strength compared with those made of synthetic resinsingle substances.

[0065] Meanwhile, the cloth base materials referred to above mean those substrates made of woven or knitted fabric cloth and synthetic resins such as glassepoxy substrates and glass polyimide substrates. Such cloth base materials include those obtained by impregnating the cloth with synthetic resins. Further, materials of the cloth include glass-fiber cloth, carbon cloth, aramid cloth, letc. As the synthetic resins those as described above are employed.

[0066] The conductive "layers" referred to above mean conductive patterns which are formed parallel to the surfaces of insulating layers, for example, wiring patterns, pads, lands and terminals. The conductive patterns are formed, for example, by etching metal foils or by metal plating.

[0067] The printed wiring board manufactured according to the third aspect of the invention can be utilized, for example, as memory modules, multichip modules, mother boards, daughter boards and plastic packages.

[0068] 'A fourth aspect of the invention is a printed

interconnecting through the conductor circuit provided along the penetrating an insulating substrate, a covering pad covering one opening of the interconnecting through hole; and a conductor circuit provided along the peripheral edge of the other opening which remains open; wherein the covering pad and the conductor circuit are pelectrically, connected to each other via a metal plating film covering the wall of the interconnecting through hole; and a solder ball for external connection is bonded to onto the surface of the covering pad.

[6069] Actions and effects of the fourth aspect of the invention will be described.

[0070]. In the fourth aspect of the invention, one opening of each interconnecting through hole is covered with a covering pad on which a solder ball is bonded. Accordingly, the covering pad for bonding a solder ball can be located substantially in alignment with the interconnecting through hole.

connecting through hole coincides with the area occupied by the interzor connecting through hole coincides with the area occupied for bonding the solder ball, so that there is no need
if of securing the area for forming interconnecting through
tholes and the area for bonding solder balls, separately,
thus achieving high-density packaging of interconnectzoring through holes and solder balls.

the interconnecting through holes and solder balls are marrowed, to afford extra spaces on the surface of the insulating substrate conductor circuits and the like can so the formed on such extra spaces, enabling high densification of surface packaging on the insulating substrate of the invention fully satisfies the requirements particularly for multilayer build-up type printed wiring boards which require high-density surface so packaging to the invention fully satisfies the requirements particularly for multilayer build-up type printed wiring boards which require high-density surface so packaging.

in [0073]) and the solder balls are preferably located in smallignment with the central axes of the interconnecting through holes respectively. Since the interconnecting through holes and the solder balls can be aligned through holes and the solder balls can be aligned to a respectively, the areas to be occupied by both of them scan further be narrowed.

horpoffset from the interconnecting through holes respectively. In this case; larger areas are required for bonding solder balls and for forming the interconnecting through holes compared with the case where they are aligned.

Thowever, they can be located in small areas compared with the prior art where they are located completely separately socious solders.

50. [0075] sentit-is preferred that the surface of the insulation ging substrate is covered with a solder resist, and also the interconnecting through holes are filled with the solder resist. Thus, the conductor circuit formed on the surface of the insulating substrate and the metal plating 55 films formed on the walls of the interconnecting through holes can be protected from moisture and flawing. The solder ball-connecting portions are not covered with the

balls are to be secured, such portions are not covered with the resist but are exposed. The interconnecting through holes may be filled with a filler of conductive materials such as a solder in place of the solder resist.

[0076] A fifth aspect of the invention is a printed wiring board comprising an interconnecting through hole penetrating an insulating substrate, an ainidiar paid disposed along the peripheral edge of one opening of the interconnecting through hole so as not to cover the opening, a covering pad covering the other opening of the interconnecting through hole and a conductor circuit connected to the covering pad; wherein the affinular, pad and the covering pad are electrically connected to each other by a metal plating film covering the wall of the interconnecting through hole; and a solder ball for external connection is bonded onto the surface of the annular pad.

[0077] In the fifth embodiment of the invention, an annular pad is located along the peripheral edge of one opening of each inverconnecting through hole and a solder ball is bonded onto the sufface of the pad. Accordingly the solder ball dan be located substantially in alignment with the interconnecting through hole. Therefore, the area to be occupied by the interconnecting through hole coincides with the area to be obtained by the interconnecting through hole solder ball; so that there is no need of securing the area for forming interconnecting the area for bonding solder balls separately, thus achieving high-density packaging of interconnecting through holes and solder balls.

the interconnecting through holes and solder balls are narrowed to afford extra spaces on the surface of the insulating substrate, conductor circuits and the like can be formed on such extra spaces, enabling High densification of surface packaging on the insulating substrate.

[0079] It is preferred that the solder balls are located in alignment with the central axes of the interconnecting through holes respectively and that each interconnecting through hole is filled with the solder as a lower part of the solder ball. Since the interconflicting through holes and the solder balls can be aligned through holes and the solder balls can be aligned through both of them can further be narrowed.

[0080] The solder balls may be located at positions offset from the interconnecting through holes respectively. In this case, larger areas are required for bonding solder balls and for forming the interconnecting through holes compared with the case where they are aligned. However, they can be located in small areas compared with the prior art where they are located completely separately.

[0081] The surface of the insulating substrate is in integrably covered with a solder resist. Thus, the conductor circuit formed on the surface of the insulating substrate can be protected from moisture; flawing, etc. The solder ball-connecting portions on the covering

exposed. In the case where terminal connecting portions for terminals other than solder balls are to be secured, such portions are not covered with the resist but are exposed.

BRIEF DESCRIPTION OF THE DRAWINGS

[0082]

10 : 11

11

with a severy.

Figure 1.1 is a cross-sectional view of the printed wiring board according to a first embodiment of the invention;

1.360.

¥

5 > f Figure 2 is a cross-sectional view of an insulating to the layer in the method of manufacturing the printed wiring board of the first embodiment.

Figure 3 is a cross-sectional view continuing from Figure 2 showing a second insulating layer containing interconnecting through holes:

Figure 4cis a cross-sectional view continuing from Eigure 3. showing the second insulating layer in 25 conwhich a metal plating film is formed on the walls of the interconnecting through holes:

The part Figure 6 is a cross-sectional view continuing from the research Figure 5 is howing the second insulating layer on the second which a prepregrand a copper foll-are laminated:

35 हमा जो का प्रतिकृति के प्रकृति का अपने का करते के करते के करते हैं।

: Pigure மீ. is_a.cross; sectional, view, continuing from Figure 6 showing first to third insulating layers;

The Hold of the Ho

elicitic tending and an energity of a survenide set promise of Figure 9 is a cross-sectional view continuing from east secon Figure 8 showing the first to third insulating layers in which interconnecting through holes and connectively a ring holes are formed;

in a remark Figure, 10. is a cross-sectional view of the printed so enablement of the invention.

Figure 11 is a cross-sectional explanatory drawing of the printed wiring board according to a third section.

Figure 12 is an explanatory drawing showing the process of manufacturing the printed wiring board

10

according to a fourth embodiment of the invention;

Figure 13 is a cross-sectional view of the printed wiring board of the fourth embodiment of the inven-

Figure 14 is a cross-sectional view of an insulating layer for illustrating the method of forming the first insulating layer of the fourth embodiment;

Figure 15 is a cross-sectional view continuing from Figure 14 showing the insulating layer on which a copper foil is bonded;

Figure 16 is a cross-sectional view continuing from., 15 Figure 15 showing the insulating layer on which a conductive layer is formed;

are only of a Figure 17 is a cross-sectional view of the insulating layer for illustrating the method of forming the secand insulating layer of the fourth embodiment; $\ensuremath{\mathbb{N}}$

di il

1 115 36 5

3 4 973 2 50

250 4 Mar 6

Figure 18 is a cross-sectional view continuing from Figure 17 showing the insulating layer in which a through hole for defining a mounting recess is 25 J. 10. formed;

The second second Figure 19 is a cross-sectional view of the insulating layer for illustrating the method of forming the third insulating layer of the fourth embodiment; 2 %,

Figure 20 is a cross-sectional view continuing from Figure 19 showing the insulating layer on which a copper foil is bonded;

110

Figure 21 is a cross-sectional view continuing from Figure 20 showing the insulating layer on which a conductive layer is formed;

Figure 22 is a cross-sectional view continuing from Figure 21 showing the insulating layer covered with a solder resist;

toring details.

Figure 23 is a cross-sectional view of a multilayer substrate formed by laminating and press-bonding the first insulating layer, the second insulating layer, the third insulating layer and a heat-radiating metal plate in a second result of the

Figure 24 is a cross-sectional view continuing from Figure 23 showing the multilayer substrate containing interconnecting through holes; 🕟 🧸 🤫 🎋

14.

agreement of the service of the fit of the

Figure 25 is a cross-sectional view showing the pertinent portion of the printed wiring board-according 55 to a fifth embodiment of the invention;

Figure 26 is a cross-sectional view of the printed

wiring board of the fifth embodiment;

realist Figure 27 is a plan view of the printed wiring board of the fifth embodiment;

Figure 28 is a bottom view of the printed wiring Lift; board of the fifth embodiment; ,

And a participant of the second Figure 29 is, an explanatory drawing showing a method of forming interconnecting through holes in an insulating substrate in the fifth embodiment;

in graph is a present to our Figure 30 is an explanatory drawing showing a method of applying chemical cooper plating treatment to the insulating substrate in the fifth embodiment;

in the state of Figure 31 is an explanatory drawing showing a method of applying electrical copper plating treat-20,, ment to the insulating substrate in the fifth embodigray mently to the major are formers as that it.

The temperature of the second Figure 32 is an explanatory drawing showing the state of the plating layer formed when a plating solution distributing pinhole is formed in the cover-Sagaraj ing pad;

Applications of the second of the second Figure 33 is a cross-sectional view showing the pertinent portion of the printed wiring board according 30 chapte to a sixth embodiment of the invention;

Aprilla in John Property and Commission of the ething Eigurg 34 is an explanatory drawing of the covering pad in the sixth embodiment;

35 Figure 35 is a cross-sectional view showing the pertinent portion of the printed wiring board according to a seventh embodiment of the invention;

Figure 36 is an explanatory drawing of the covering 10 and pad in the seventh embodiment.

المادان الجراه البرييما المجهيها والم Figure 37 is a cross-sectional view of the multilayer printed wiring board according to an eighth embodsubjects iment of the invention; so the good of the invention;

45 Page State of the management of the section Figure 38 is a cross-sectional view showing the pertinent portion of the printed wiring board according to a ninth embodiment of the invention;

> Figure 39 is a cross-sectional view showing the pertinent portion of the printed wiring board according to a tenth embodiment of the invention; . -

Figure 40 is an explanatory drawing showing an annular pad in the tenth embodiment;

Figure 41 is a cross-sectional view of the multilayer printed wiring board according to an eleventh

the said and a

4,000

· ·	,
embodiment of the invention; and grant	61 electronic component
	7 external connecting terminal
Figure 42 is a cross-sectional view of the printed	-8 mother board
wiring board of the prior art having an even number	101 printed wiring board
of conductive layers;	5 115 conductor circuit
	116 internal insulating substrate
Figure 43 is an explanatory drawing illustrating the	117 internal insulating layer
process of manufacturing the printed wiring board	118 external insulating layer
of the prior art so as to show a method of forming a	125 internal conductor circuit
	10 135 external conductor circuit
the street work that	201 Broke and multilayer substrate
Figure 44 is an explanatory drawing continuing	202 heat-radiating metal plate
from Figure 43 illustrating a method of forming	208 laser beam :
interconnecting through holes;	209 printed wiring board
The second secon	15 211 mind first insulating layer and
Figure 45 is a cross-sectional view of the printed	212 second insulating layer
wiring board of the prior art having an odd number	213 third insulating layer.
of conductive layers;	214 mounting recess
the second of th	217, 218 interconnecting through hole
Figure 46' is an explanatory drawing illustrating the	20 210, 220, 230, 250 through hole
method of manufacturing the printed wiring board of	231, 233 and a conductive layer
the prior art having an odd number of conductive	251, 252 solder ball
"layers, in which second to fifth conductive layers are	254 m st Charles Asolders and St. T. St. 1
formed; the transfer are the profile	6 - 261-265 (cont.) on the insulating bonding material
tormed,	25 266 = 1 1 1 1 1 1 1 1 1 1 solder resists 1 1 1 1 1 1 1 1 1 1
Figure 47 is an explanatory drawing continuing	295 mother board
from Figure 46 showing the insulating layer	298 electronic component
exposed by removing the fifth conductive layer:	型 302年 新 C 图 A Sharifiterconnecting through hole
the firm a warman of the first trace of	1 ** 3032 For the transplacement of the second of the seco
Figure 48 is an explanatory drawing continuing	30 305 MBM Printed wiring board and
from Figure 47 showing the insulating layer in which	306 solder resist
interconnecting through holes are defined in the	199307 Fortuna and resign insulating substrate of the
second insulating layer;	: 1340, 313 √ss (auto)annular pad (. : 135 - a , 155 -
Second insulating layer,	311, 314, 315 covering pad
Figure 49 is an explanatory drawing continuing	35 312 land
from Figure 48 showing the insulating layers having	19/316 dramo - Lie la fest conductor circuit (1975) (#5
first to fifth conductive layers respectively.	* #317 to you've by abonding pad 1000 (1997)
mat to man conductive layers respectively.	321 Loopper foil and the same
Figure '50 is' an explanatory drawing continuing	322 metal plating film
from Figure 49 showing the insulating layers having	40% the self of view or to the action of the self (1)
interconnecting through holes formed through the	BEST MODE FOR CARRYING OUT THE INVENTION

First embodiment

right make in which have been the or of the file. In 45 d [0084] * The printed wiring board of the embodiment - #according to the first aspect of the invention will be

The printed wiring board 41, of the first embodiment has three conductive layers 11 to 13 which 50 traine built up via insulating layers 21 to 23 respectively, as shown in Figure 1. The conductive layers 11 to 13 are electrically connected to one another by interconnecting through holes 31 and 32.

The first conductive layer, 11 is a component ·- [0086]. connecting layer on which an electronic component 61 is mounted and leads electric currents in and out of the component 61.

: [0087] . The second conductive layer 12 is an electric

interconnecting through holes formed through the "foutermost insulating layer; and in the second off are in otherwise between

Figure 51 is an explanatory drawing showing the process of manufacturing the printed wiring board according to another example of the prior art.

Description of numerals the little of the control of

ा (**10083)** भाग रहा का मार्केट का अपने स्टाइट का अपने

continues for the boundary of the firms 11, 12, 13, 14, 15 ... 'conductive layer' (a.) 2

alient throaten a fill the firm at the material and the street the

insulating layer · 21, 22, 23, 24, 25 ·

3 bonding hole interconnecting through hole 31, 32, 33, 34 11 41/42 113 114 printed wiring board 11

Chirals in the same metal plating layer story

current transmitting layer for transmitting internal electric currents of the printed wiring board 41.

The third conductive layer 13 is an external connecting layer for connecting external connecting terminals 7 for leading electric currents in and out of the printed wiring board 41. The surface of the third and outermost conductive layer 13 is covered with the third insulating-layer 23 with the external connecting terminals 7 being exposed. The external connecting terminals 7 are solder balls.

Next, 18 the 1 method of 1 manufacturing the [0089] 10 above printed wiring board will be described. ~ 6.5

[0090] " First, as shown in Figure 2, copperfoils 1 are bonded to the upper side and lower side of the second insulating layer 22, and then interconnecting through holes 32 are formed through the insulating layer 22 and the copper-foils:1 by:drilling, followed by etching of the copper foils 1 to form conductive layers 12 and 13, as 847 636 (0)271 shown in Figure 3:

As [0091]: 17 Subsequently, as shown in Figure 4, the wall of each interconnecting through hole 32 is subjected to chemical copper plating and electric copper plating to form a metal plating film 5. In this step, the surfaces of the conductive layers 12 and 13 are covered with the the metal plating films 5.5 this decrease a 76 (22)

10092] - A Next, as shown in Figure 5, a resin paste 2 is packed into the interconnecting through holes 32 by means of printing, and then black oxide films 10 are formed on the surfaces of the conductive layers 12 and 13. The black oxide films 10 are formed so as to enhance adhesion between the conductive layers and insulating layers to be laminated thereon respectively.

Then, as shown in Figure 6, a prepreg 20 and a copper foil 1 are laminated on the surface of the conductive layer 12; while only a prepreg 20 is laminated on the surface of the conductive layer 13, followed by hot press-bonding of the resulting laminate. Thus, as shown in Figure 7, the second insulating layer 22 has insulating layers 21 and 23 formed on the upper side and lower side and a copper foil his bonded onto the surface of the insulating layer 21. Subsequently, the copper foil 1 is etched to form a first conductive layer 11. as shown in Figure 8, 1950 to 1950 to 1950 to 1950

[0094] As shown in Figures 8 and 9, a laser beam 6 is irradiated upon the insulating layer 21 at the interconnecting through hole-forming portions 39 to form interconnecting through holes 31 reaching the internal conductive layer 12. The laser beam 6 is also irradiated upon the insulating layer 23 at the bonding hole-forming portions 30 to form bonding holes 3 reaching the internal conductive layer 13: A month of part of the part

[0095] Subsequently, as shown in Figure 1, chemical copper plating treatment and electric copper plating treatment are carried out to form a metal plating film 5 on the wall of each interconnecting through hole 31. A solder ball is supplied into each bonding hole 3 to form an external connecting terminal 7 connected to the con-

Thus, the printed wiring board 41, can be [0096] obtained H 50 %

[C [0097] each in the above printed wiring board 41, an 11. electronic component 61 is bonded to the surface of the 5 all first insulating layer 21 using a bonding agent 611 such as a solder. The electronic component 61 is electrically ne connected to the conductive layer 11 using bonding wires 62

10 are connected to pads on the surface of a mother board

[0099] . Next, actions and effects of this embodiment will be described.

. .. [0100]: ... The printed wiring board 41 of this embodi-15 ment has three conductive layers 11 to 13 formed between three insulating layers 21 to 23, respectively, as shown in:Figure 1. The second insulating layer 22 of hithese three insulating layers 21 to 23 is the central insuare lating layer having the same number of insulating layers on the upper side and the lower side. Accordingly, as a shown in Figures 6, and 7, no warping occurs in the printed wiring board when prepregs 20 for forming insulating layers are press-bonded.

In addition, the conductive layers 11 and 14 25 can be built up efficiently on the upper and lower sides net of the central insulating layer 22....

--{:-{0102}, ...,Therefore, the printed wiring board 41 of this embodiment has the structure which facilitates building of the three conductive layers 11 to 13.

[0103]Furthermore, the third and last conductive layer 13 is covered with the third and outermost insulat-. and ing layer 23. Accordingly, the third conductive layer 13 is embedded in the printed wiring board 41. However the re-reexternal connecting terminals 7 connected to the third 35 conductive tayer 13 are exposed through the bonding holes 3 of the third and outermost insulating layer 23, so that leading of electric currents in and out of the printed Et awiring board 41 can be carried out through these exter-15 anal connecting terminals 7

40: [0.104] Application of the external connecting terminals 7 are sol- deriballs, so that they facilitate bonding with the internal Lear conductive layer 13 and can connect the printed wiring board 41 stably to an external mother board 8

[0.105] ... Meanwhile, in the method of manufacturing 45 the printed wiring board of this embodiment, a prepreg 20 and a copper foil 1 for forming the first conductive are laminated on the surface of the second conductive layer 12, while only a prepreg 20 is laminated cuts onto the surface of the third conductive layer 13 with no copper foil, as shown in Figure 6 and 1 per party of

over [0106] the When the prepregs 20 and the copper foil 1 are press-bonded respectively; the first insulating layer a 21- and the fourth insulating layer, 24 can be formed simultaneously by this press-bonding treatment. Accordingly, the second insulating layer 22 already lam-

inated into one body receives, on the upper side and lower side, thermal stress evenly from the surface prepregs 20 during the press-bonding, so that no warping occurs in the printed wiring board 41. Further, the third and last conductive layer 13 is covered on the surface with the insulating layer 23. In this state, no electric current can be led in and out through the third conductive layer 13: However, bonding holes 3 are defined in the outermost insulating layer 24. and the external connecting terminals 7 are exposed through the bonding holes 3. Thus, electric currents can be led in and out through the third and final conductive layer 13 through these external connecting terminals 7.

'Second embodiment'

[0108] The printed wiring board of the second embodiment has five conductive layers 11 to 15 which are built up as shown in Figure 10.

[0109] The first conductive layer 11 is a component conhecting layer on which an electronic component 61 is mounted and leads electric currents in and out of the component 61. The second of th

[0110] The second to fourth conductive layers 12 to 14 are electric current transmitting layers for transmitting internal electric currents of the printed wiring board Bigging and the first open of the car mile 42.

[0111] The fifth conductive layer 15 is an external connecting layer for connecting external connecting terminals 7 for leading electric currents in and out of the printed wiring board 42! The surface of the fifth conductive layer 15 is covered with the fifth and outermost insulating layer 25 with the external connecting terminals 7 being exposed." It have type in sections we

[0112] When a printed wiring board 42 of this embodiment is manufactured, conductive layers 13 and 14 and interconnecting through holes 33 are formed in the third and central insulating layer 23 in the same manner as in the first embodiment. Then, insulating layers 22 and 24 are laminated on the surfaces of the conductive layers 13 and 14, and also conductive layers 12 and 15 are formed on the insulating layers 22 and 24, respectively. Subsequently, interconnecting through holes 32 and 34 are defined in the insulating layers 22 and 24, respectively, and a metal plating film 5 is formed on the walls of these through holes 32 and 34(5.00

Next, a first insulating layer 21 and a donductive layer 11 are formed on the surface of the conductive layer 12, followed by formation of interconnecting through holes 31, whereas a fifth instalating layer 25 is formed on the surface of the conductor layer 15, followed by formation of bonding holes 3, in the same manner as in the first embodiment. At the same to the

[0114] Thus, the printed wiring board 42 having five conductive layers 11 to 15 can be obtained.

[0115] The other constitutions are the same as those in the first-embodiment. Control and a second and a

those in the first embediment are obtained.: m construction of the construction of a manufacture of

in a month of the banking in his banks are as a

Third embodiment

The printed wiring board of the embodiment [0117] according to the second aspect of the invention will be explained referring to Figure 31s.

As shown in Figure 11, the printed wiring board 101 of the third embodiment has an internal insulating substrate 116 having on each side a conductor circuit 115, an internal insulating layer 117 laminated on the surface of the internal insulating substrate 116 and an external insulating layer 118 laminated on the internal insulating layer 117. Each internal insulating layer e 117 has on the surface an internal conductor circuit 125, while each external insulating layer 118 has on the sur-

face an external conductor circuit 1359 - 19 [0119] : The internal insulating layer 117 is of a glass bloth-reinforced prepreg; whereas the external insulat-

ing layer 118 is of a resin. 1.01 C [0120] The internal insulating layer 117 is a prepreg prepared by impregnating a glass cloth with an epoxy resin, and the external insulating layer 118 is an epoxy resin. At a made and mark to other and a second

[0121] Next, the printed wiring board 101 of this embodiment will be described below-specifically.

The internal insulating substrate 116 in the [0122] 👊 printed wiring board 101 has conductor circuits 4.15 on at Shoth-sides. The internal insulating substrate 116 has interconnecting through holes 110 embedded with a solder 111 and these through holes 110 secure electrical continuity between the internal conductor circuits 11. [0123] and The internal conductor circuits 11, are each composed of a copper foil pattern 1.12 and a plating film

£113 formed on the copper foil pattern 1/12. The start [0124] The internal insulating substrate 1,16 has on 35 each side an internal insulating layer 117. The internal insulating layer 1.17 contains blind via holes 120 each having a plating film 123 formed on the wall.

[0125] A Further, an internal conductor circuit 125 is formed on the surface of each internal insulating layer 4.1.7. The internal conductor circuit 125 is composed of a copper foil pattern 122 and a plating film 123: ...

[0126]:: The external insulating layer 118 is formed on the surface of each internal insulating layer 117. The sexternal insulating layer 118 contains via holes 130 hav-45 :ing plating films 133 on the walls respectively. Further, rain the external insulating Jayer 1,18 has on the surface an external conductor circuit:135 composed of a copper foil metalipattern (132/and)a plating film 133: (1995)

சார் [0127]! ். ிhe surface of the external insulating layer 50 1185 is covered partly with solder resist and has lands for mounting solder balls, which are not shown.

ans [01:28] a A Next, a method of manufacturing the above * 'to printed wiring board will be described. According to this n ...method.the internal insulating layers 117, external insu-[0116] Lin the second embodiment, effects similar to 55. Lating layers 118, conductor circuits and interconnecting through holes, are formed according to the build-up are reprocess and the additive process.

specifically, a copper clad laminate having [0129]

copper foils on the surfaces is prepared. Next, the copper foils are patterned by etching to form copper foil patterns 1.12, followed by formation of interconnecting through holes .110, through the resulting copper-clad laminate.

[0130] Subsequently, a plating film 113 is formed by electroless copper plating on the walls of the interconnecting through holes 110 and on the copper foil patterns 112::Thus: conductor circuits 11 connected to the interconnecting through holes can be obtained. A solder 111 is then embedded in the interconnecting through holes 110.

[0151] Next, a prepreg and a copper foil are laminated and press-bonded on each side of the internal insulating substrate 116. Thus, the copper foils can be laminated on both sides of the internal insulating substrate 116 via internal insulating layers 17 respectively.

[0132] The copper foils are then subjected to patterning to form copper foil patterns 122, followed by laser beam irradiation upon the internal insulating layers 17 to form blind via holes 120.4s the laser beam, an eximer laser having a wavelength of 248 nm and an output power of 50 W is used.

[0134] Next, in the same manner as in the case where the internal insulating layers 147 and the internal conductor circuits 125 are formed, an external insulating layer 118 containing via holes 130 and an external conductor circuit 135 consisting of a copper foil pattern 132 and a plating film 133 are formed on the surface of each internal insulating layer 117.

[0135] As described above, the printed wiring board

[0136] Next, actions and effects of this embodiment will be described.

[0137] in the printed wiring board 1015 of this embodiment, the internal insulating layers 117 are of glass cloth-reinforced prepriets; whereas the external insulating layers 118 are of a resin. Thus, the coefficient of water absorption in the internal insulating layers 17 can be lowered.

[0138] Since the absolute amount of water contained in the internal insulating layers 117 is reduced, the amount of water vapor collecting between the layers is reduced enhancing adhesion between the internal insulating layers 117 and the internal insulating substrate 116, and between the internal insulating layers 117 and the external insulating layers 117 and the external insulating layers 118 in the internal insulating layers 119 in That is, the printed wiring board 100 for this embodiment has a highly reliable structure which hardly undergoes interlayer delamination.

[0140] **: As described above, a printed wiring board 101 which hardly undergoes interlayer delamination and can maintain high reliability even if it has a multi-layer structure can be obtained according to this embodiment.

this, embodiment is of the structure in which internal insulating layers 117 are laminated on both sides of the internal insulating layers 117 are laminated on both sides of the internal insulating substrate 116. However, like actions and effects can be obtained even when a printed wiring board having an internal insulating layer on one side only is prepared and a glass cloth-reinforced prepreg is used as the internal insulating layer.

[0142] Like actions and effects can also be obtained for printed wiring boards having higher multilayer structures other than those having 6 layers, e.g., 8-layer substrate.

Fourth embodiment

[0143] The method of manufacturing the printed wiring board of the embodiment according to the third aspect of the invention will be described referring to Figures 12 to 24.

20 [0144] The printed wiring board, 209 to be manufactured, according to this, embodiment, has, as shown in Figure 13, a multilayer substrate 201 containing first to third insulating layers 211 to 213 and two conductive layers 231 and 233 formed thicknesswise with respect to the insulating layers; through holes 210, 220 and 230 formed to penetrate all of the first to third insulating layers 211 to 213; and a heat-radiating metal plate 202 provided on the upper side of the multilayer substrate 201 so as to cover the through holes.

30. [0145], The through holes 210, 220 and 230 and the heat-radiating metal plate 202 define a mounting recess 214, for, mounting, an. electronic component 298. The multilayer substrate 201 is provided with interconnecting, through holes 217 and 218 communicating with the 35 sconductive layers 231 and 233, respectively.

[0146]. Solder balls 251 and 252 are located on the multilayer substrate 201 on the side on which the mounting, racess 214 opens. One solder ball 251 is connected, to the lower opening of the interconnecting through hole 217. The solder ball 251 connects, via the interconnecting through hole 217 the conductive layer 231 provided in the multilayer substrate 201 with a mother board 295. The other solder, ball 252 is connected, to the conductive layer 233 provided on the lower side of the multilayer substrate 210 to connect the conductive layer 233 to the mother board 295.

[0147]. The solder balls 251 and 252 are fused to the terminals 296 and 297 provided on the surface of the mother board 295.

50:: [0148]. Next, the outline of the method of manufacturing the printed wiring board of this embodiment will be described referring to Figure 12. First, in step S1. conductive layers 231 and 233 are formed on a number n of insulating layers 211 to 213 (Figures 16, 18 and 21).

55 Subsequently, in steps S2 and S3, the insulating layers 211 to 213 are laminated and press-bonded to form a multilayer substrate 201 (Figure 23) Subsequently, in steps S4, laser beam 208 is irradiated upon the multi-

layer substrate 201 at interconnecting through fiole-forming portions to define interconnecting through fioles 217 and 218 such that the bottoms of these through holes reach the conductive layers 231 and 233 respectively (Figure 24). In step S5, solders 251 and 252 are packed into the interconnecting through holes 217 (Figure 51).

[0149] Next, the method of manufacturing the above printed wiring board 209 will be described in detail referring to Figures 14 to 24.

[0150] First, a flexible film made of a glass-fiber reinforced epoxy material is prepared as an insulating layer. The flexible film is a flexible belt-like film having a thickness of 0.05 mm and a width of 2.5 to 15 cm. This flexible film is preliminary rolled into a plurality of web rolls.

[0151] Next, the flexible film is delivered as the insulating layer from one of the rolls. Then, as shown in Figure 14, an insulating adhesive 262 which is of a thermoplastic glass fiber-reinforced epoxy material is bonded to the lower side of the delivered insulating layer 211, and a through hole 210 is then formed by punching substantially at the center of the resulting insulating layer 211, as shown in Figure 15. Subsequently, a copper foil 230 having a thickness of 35 µm is bonded to the lower side of the insulating layer 211 via the insulating adhesive 262, as shown in Figure 15.

[0152] Then, as shown in Figure 16, a conductive layer 231 is formed from the copper foil by means of irradiation and etching, and an Ni/Au plating films formed to cover the surface of the conductive layer 231. Thus, a first insulating layer 211 serving as an upper layer of the multilayer substrate is obtained.

[0153] "As shown in Figure 17; insulating althesives 263 and 264 which are of the same material as that of the insulating adhesive 262 is adhered to the upper and lower sides of the flexible film serving as the insulating layer 212 delivered from another roll. Subsequently, as shown in Figure 18, a through field 220 is formed by punching processing substantially at the center of the insulating layer 212. Thus, a second insulating layer 212 serving as an intermediate layer of the multilayer substantia is obtained.

[0154] As shown in Figure 19, an insulating adhesive 265 which is of the same material as that of the insulating adhesive 262 is adhered to the lower side of the flexible film serving as the insulating layer 213 delivered from another roll.

[0155] Subsequently, as shown in Figure 20, the flower side of the insulating layer 213 is covered with a copper foil 230? In ord in the second of the copper foil 230?

[0156] Next, as shown in Figure 21 ithe copper foil 230 is subjected to patterning by means of irradiation and etching to form a conductive layer 233, and then an Ni/Au plating film is formed on the surface of the conductive layer 233.

[0157] *** As shown in Figure 22, the lower side of the limitating layer 213 is covered with a solder resist 266.

Thus, a third insulating layer 213 serving as a lower layer of the multilayer substrate is obtained.

[0158] Subsequently, as shown in Figure 23, the first insulating layer 211, the second insulating layer 212 and the third insulating layer 213 are laminated and press-bonded with heating by the insulating adhesives 262 to 264. Thus, a multilayer substrate 201 having withree layers is obtained.

[0159] A copper heat-radiating metal plate 202 having a thickness of 1.0 mm is press-bonded to the upper side of the multilayer substrate 201 via an insulating adhesive 261, and thus a mounting recess 214 is defined by the through holes 210, 220 and 230 and the heat-radiating metal plate 202 covering the upper side of the through holes.

[0160] Next; a laser beam 208 is irradiated upon the multilayer substrate 201 at interconnecting through hole-forming portions. As the laser beam, a CQ₂da9er is employed. Thus, interconnecting through holes 217 and 218 are formed in the multilayer substrate 201 so that the bottoms of the through holes 217 and 218 reach the conductive layers 231 and 233, respectively.

[0161] Subsequently, as shown in Figure 13, a solor 254 is packed into the deep interconnecting through the left 217, and then solder balls 251 and 252 are fuse-bonded to the lower openings of the interconnecting through holes 217 and the lower openings of the shallow interconnecting through holes 218.

[0162] A Thus, a printed wiring board 209 is obtained. [0163] An Then, as shown in Figure 13, an electronic component 298 is mounted in the mounting recess 214 using a die-bonding material 269 such as a silver paste and a solder. Next, the electronic component 298, and the the figure of the conductive layers 231 and 2233; are bonded using wires 281, and then the space in the mounting recess 214 tis covered with a sealing, resin 206.

Bod [0164] Next, actions and effects of this embodiment

and 24/finterconnecting through holes 217, and 218 are formed by irradiating the laser beam 208 after lamination of the first to third insulating layers 211 to 213. Accordingly, the interconnecting through holes 217; and 218 penetrating through the insulating layers 212; and 213 can be formed by a single hole-defining procedure. Further, there is not need of forming through holes for the interconnecting through holes, for the respective insulating layers, so that the interconnecting through holes can be formed easily.

[0166] A. Further, interconnecting through holes 217 and 248 having different depths can be formed by a single hole-defining procedure.

[0167]. There is no need of positioning the insulating 55 layers for securing continuity of the through holes as required in the prior art. Further, even small interconnecting through holes can be formed accurately.

[0168] Since the thickness of the conductive layers

19 231 and 233 are 35 µm, interconnecting through holes 217 and 218 can be formed without forming holes in the conductive:layers 31 and 33. Fifth embodiment

[0169] The printed wiring board of the embodiment according to the fourth aspect of the invention will be described referring to Figures 25 to 32. The printed wiring board 305 of the fourth embodiment has an interconnecting through hole 302 penetrating an insulating substrate 307. One opening of the interconnecting through hole 302 is covered by a covering pad 311, சி⊳while the other⊧opening remains open-and has;a conductor circuit 316:along the opening edge.

[0170] The covering pad 311 and the conductor cirrouit 316 are electrically connected via a metal plating . ातिm 323 covering the wall of the interconnecting through hole 302 and in the same

[0171] m A solder ball 303 for external connection is bonded onto the surface of the covering pad 311. The solder ball 303 is aligned with the central axis A of the esinterconnecting through hole 302. The surface of the insulating substrate 307 is covered with a solder resist 306, and the interconnecting through, hole 302 is Papacked with the solder resist 306.

: [0172] - Eurther, as shown in Figures 26, and 27, the upper side of the insulating substrate 307 is provided with an annular land 312 formed along the opening edge of the interconnecting through hole 302 and a mounting pad 355 for mounting an electronic compoment 350. A bonding pad 317 for bonding wires 351 to be connected to the electronic component 350 are provided aroundwhe mounting pad=305: The relectronic component 350 and the bonding wires 351 are proprofitected byra sealing-resin/359/mais force is no acres

Meanwhile, as shown in Figures 26 and 28, [0173] a multiplicity of covering pads 311 for bonding solder balls 303 are provided on the lower side of the insulating - substrate 307 in alignment with the interconnecting through holes 302 respectively. The solder balls 303 are fused to pads 381 of a mother board 308 on the like.

above printed wiring board will/be described: 990)

[0175] * * First, an insulating substrate 307 composed of an epoxy, polyimide or bismaleimidotriazine resin and a glass fiber or glass cloth reinforcing material is prepared A copper foil is bonded onto the surface of the insulating substrate 307(to be detailed in the season

[0176] ** (The insulating substrate (307) is then subjected to treatments such as light exposure and etching to effect patterning of the copper foil 321 as shown in Figures 29 and 26, and form a conductor circuit 316, a bonding pad 317 and a mounting pad 355. Simultaneously, covering pads 311 for covering interconnecting through hole-forming portions' 320' and annular; lands 312 surrounding the peripheral edges of the interconnecting through hole-forming portions 320 are formed on one side and on the other side of the insulating substrate 307, respectively. 17 /SC/ [0177] Next, as shown in Figure 29, laser beam 341

is irradiated upon the insulating substrate 307 at the interconnecting through hole-forming portions 320. A laser irradiator 342 is moved horizontally along the plane of the insulating substrate 307 to emit the laser 5 beam 341 at the spots corresponding to the interconnecting through hole-forming portions 320. As the laser beam 341 it is preferred to use a CO2 laser having great output power energy, an eximer laser which gives less thermal influence or the like.

10 - [0178] Formation of the interconnecting through holes 302 by irradiation of the laser beam 341 is carried out by vaporizing and removing the insulating substrate 307 at the corresponding portion with the high energy of $_{\mathrm{B}}$ the laser beam 341 to bore gradually into the insulating substrate 307. Upon the reaching of the tip of the laser beam 341 to each covering pad 311 covering the bottom, the laser beam 341 is reflected by the copper foil serving as the covering pad 311, and irradiation of the ry laser beam 341 is then terminated. The interconnecting 20. through holes 302 have a diameter of, for example, 0.1

mm. The properties of the properties of [0179],Then, as shown in Figure 30, a thin chemical copper plating film 321 having a thickness of about 1 µm is formed on portions where metal plating films are to be formed, i.e., on the patterned copper foil 321 and the walls of the interconnecting through holes 302, followed by cleaning of the thus treated insulating substrate 307 [0180] ... Next, as shown in Figure 31, the surface of the insulating substrate 307 including the walls of the 30 interconnecting through holes 302 is subjected to elecreg trical copper plating treatment. The electrical copper plating treatment is carried out by immersing the insulating substrate together with an anode into an electrical eaplating bath with the chemical copper plating film being 35 gronnected to the cathode via an electric lead 319. The allor electrical plating bath contains copper sulfate and has a bath temperature of 60°C. In this state, an electric current having a density of 0.8 to 1.4 A/dm2 is applied across the chemical plating film 323 for 20 minutes.

Next, the method coff manufacturing the 40 401813 . Thus, the copper melts out of the cathode non surface to deposit on the surface of the chemical plating as the anode forming a copper metal plat-= 4 ...ing, film 322 on the walls of the interconnecting through holes 302 and also covering the surfaces of the cover-45; ing.pads.311; conductor circuits, 316, lands, 312, bonding pads 317 and mounting pad 305 (see Figure 27) Incidentally, the electric lead 319 is removed by means ye of etching, laser intadiation or the like, after the plating ight lyagest had allow distribute treatment. .

Pinholes 313 can be formed at the centers of [0182] the covering pads 311, as shown in Figure 32, since the laser beam energy is high at the center and low around the peripheral portion: These pinholes 313 serve as distribution channels of the plating solution, as will be described later, to allow sufficient distribution of the platsing solution in and out of the interconnecting through are moles, enabling formation of the metal plating film 322 uniformly on the wall of each interconnecting through hole 302.1

Next, as shown in Figure 26, the surface of [0183] the insulating substrate 307 is covered with a solder resist 306. By this treatment, the interconnecting through holes 302 are packed with the solder resist 306. Meanwhile, the surfaces of the solder ball bonding portions of the covering pads 311, bonding pads 317 and mounting pad 305 are exposed without being covered with the resist.

Then, solder balls 303 are supplied to the [0184] surfaces of the covering pads 311 with the side of the insulating substrate 307 on which the covering pads 1311 are formed facing upward, followed by fusing of the solder balls 303 with heating to bond the solder balls 303 with the covering pads 311, respectively.

Subsequently, an electronic component 350 [0185] is mounted on the surface of the mounting pad 305 using a bonding agent such as a silver paste and is connected to the bonding pads 317 with bonding wires 351. The electronic component 350 and the bonding wires-351 are then sealed with a sealing resin 359.

[0186] As described above, the printed wiring board 305 shown in Figures 25 to 28 can be obtained:

[0187] Now, actions and effects of this embodiment Still . B (5) will be described! ^ T

[0188] In the printed wiring board 305 of this embodiment, one opening of each interconnecting through hole 302 is covered with a covering pad 311 on which a solder ball 303 is bonded. Accordingly, the covering pad 311 for bonding the solder ball 303 can be substantially aligned with the interconnecting through hole 3021 CHARGO LA در (ژاره A or doesn from the

[0189] Therefore, the area to be occupied by the interconnecting through hole coincides with the area to be occupied for bonding the solder ball, so that highdensity packaging of the interconnecting through holes 302 and the solder balls 303 is achieved. If at the

[0190] Further the areas to be occupied by the interconnecting through holes 302 and solder balls 303 can be narrowed to afford extra spaces on the Surface of the insulating substrate 307. Accordingly, conductor circuits and the like can be formed on such extra spaces, enabling high densification of sufface packaging on the insulating substrate!! fall to the the table and

[0191] Meanwhile, as shown in Figure 29 since the interconnecting through holes 302 are formed by irradiation of the laser beam 341; fine interconnecting through holes 302 can be formed easily and accurately. realizing much higher density packaging (1944) - 31 445 to 1 1 10 20 mg 411 1.8.0

Sixth embodiment of the force of the over the outs that all the area area in the areas

[0192] . The sixth embodiment is an embodiment of the fourth aspect of the invention. The first that in the printed wiring board 305 of this embodiment, the solder balls 303 are offset from the Prespective interconnecting through holes 302; as shown in Figure 33. Contract of the court solution wherether

As shown in Figure 34, one opening of each interconnecting through hole 302 is covered with an ellipsoidal covering pad 314. On the surface of this covering pad 314 is bonded a solder ball 303 at a position roffset from the central axis of the interconnecting through hole 302. The solder ball 303 is located to overlap with the opening of the interconnecting through hole ...302.

[0195] The other constitutions are the same as those in the fifth embodiment.

101961 In this embodiment, since the solder balls 303 are located at positions offset from the central axis of the interconnecting through holes 302 respectively, a larger area is required for bonding solder balls and for 15 forming the interconnecting through holes compared with the fifth embodiment. However, since each solder ball 303 is bonded to a part of the covering part 314 covering the opening of each interconnecting through hole 302 in this embodiment, the solder ball bonding area and the interconnecting through hole-forming area need andt be formed completely separately unlike in the prior art. Therefore, according to the present invention, not only high-density packaging of interconnecting through heles and solder balls but also high-density wiring on the surface of the insulating substrate can be realized. $(x^{-\frac{2}{2}e^{2A}} - x^{4})(\alpha)^{-1} + t_{1}(\alpha)^{4}),$

"Seventh embodiment " " " "

១ ៖ ទូ៣៧ - ១

adt i trom

[0197] The seventh embodiment is an embodiment 30 tof the fourth aspect of the invention to 300 to 300 to [0198] if In the printed wiring board 305 of the seventh embodiment/leach solder ball 303 is bonded at a position spaced slightly away from the interconnecting 1. Uthrough hole 303, as shown in Figure 35. 18:2016.

1 Me 2 .

-

F 😤

× × . *

35" [0199] and As shown in Figure 36, the solder ball 303 is in "Counted on the surface of an ellipsoidal covering pad 315 at a position adjacent to the interconnecting that through hole:302. Fight are a substitutional

∍[0200]) SThe other constitutions are the same as '40' those in the sixth embodiment.

[0201] #d In this embodiment, since each solder ball 20 303 is bonded at a position adjacent to the interconnect-% Sing through hole 302; a large area is required; for bonding solder balls land for forming the interconnecting 45 1 through holes compared with the prior art; However, since each solder ball 303 is bonded to a part of the covering pad 315/covering the opening of the interconhecting through hole 302 in this embodiment, not only as the high-density packaging but also high-density wiring on 50) the surface of the insulating substrate can be realized wilke in the sixth embodiments as the large produces

dely over from the complication has ்ழாவ'Eighth embodimentana பட்டியிரு உடக்கிற்று நட

م ۋرم رزي رسم ۾ اند

55.: [0202]. The eighth embodiment is an embodiment of the fourth aspect of the invention. 🔏 👵 👙 [0203] The printed wiring board 305 of this embodiment is a multilayer substrate 370 formed by laminating

er or market. P

- box and a

a plurality of insulating substrates 307, as shown in Fig. - a

The printed wiring board 305 has intercon-[0204] necting through holes 302 for electrically connecting the layers of the multilayer substrate 370. The openings of the interconnecting through holes 302 on the lower side of the substrate 370 are covered with covering pads 311, 314 and 315 located at different positions with respect to the through holes 302 respectively. The openings of the interconnecting through holes 302 on the upper side remain open, and a conductor circuit 316 is formed along the opening edge of each through hole 302. Incidentally, some of the interconnecting through holes 302 penetrate the multilayer substrate/370, and ert - 1 og palaners de some do not.

[0205] of The covering pads 311, 314 and 315 are electrically connected to the conductor circuits 316 by the metal plating films 322 covering the walls of the interconnecting through holes 302. A solder ball 303 to be connected to a pad 381 of a mother board 308 and or like is bonded to the surface of each covering pad 4 11 . gt pt 21 and the last of the 5 311, 55° 5

A solder ball 303 is bonded onto the surface of each covering pad 311 to be aligned with the central axis A of the interconnecting through nole 302 (see Figanother covering pad 314 at a position offset from the central axis of the interconnecting through hole 302 and agent fused onto the annular pad 313 and a contract of the interconnecting through hole 302 and agent fused onto the annular pad 313 and a contract of the interconnecting through hole 302 and a contract of the interconnecting through hole 302 and a contract of the interconnecting through hole 302 and a contract of the interconnecting through hole 302 and a contract of the interconnecting through hole 302 and a contract of the interconnecting through hole 302 and a contract of the interconnecting through hole 302 and a contract of the interconnecting through hole 302 and a contract of the interconnecting through hole 302 and a contract of the interconnecting through hole 302 and a contract of the interconnecting through connecting through hole (see Figure 36):1 bernich === bonding pads 317 exposed to the step-like mounting the mounting recess 358 is sealed by a sealing resin ા 359માં કહારોતાના સામનોક્રમાં જન્મ અને અધિ

[0208] A conductor circuit/316 is formed on the surface of each insulating substrate 307. Each insulating resist 306. The interconnecting through holes 324 and 325 are packed with the solder resist 306. The insulatbonding materials 379 such as prepregs. 15.

[0209] "The other constitutions are the same as those in the fifth embodiment.

some of which penetrate all of the insulating substrates 307 and some of which do not, for electrically connect-

ring/the layers, thus enabling formation of conductor circuits 316 with high density in the form of multilayer. eg ηFurther, it is possible to form lager numbers of interconpoint necting through holes and covering pads and to bond a larger number of solder balls 303.

Ninth embodiment

and with a town

The ninth embodiment is an embodiment of [0211] the fifth aspect of the invention.

[0212] ... The printed wiring board 305 of this embodiment is provided with an annular pad 313 along the peripheral edge of one opening of each interconnecting through hole 302, and a solder ball 303 is bonded onto 15 the surface of the pad 313, as shown in Figure 38.

That is, one opening of each interconnecting [0213] couthrough hole 302 remains open and has an annular pad 313 applied along the peripheral edge. Meanwhile, the other opening of the interconnecting through hole 302 is 120 - covered with a covering pad 314. The covering pad 314 eneris connected to a conductor circuit 316.

The solder ball 303 is aligned with the cen-[0214] at tral axis A of the interconnecting through hole 302. The interconnecting through hole 302 is filled with a solder 25 - 330 at a lower part of the solder ball 303. The solder ure 25). A solder ball 303 is bonded to the surface of rest; 330 is formed by a part of the solder ball 303 melted to v spillowinto the interconnecting through hole; 302, when it is

overlapping with the interconnecting through hole 302 at a [0215]. aThe interconnecting through hole 302 is (see Figure 34). A solder ball 303 is bonded onto the 30 preferably filled completely with the solder 330. Thus, surface of another covering pad 315 at a position offset electrical continuity can be secured between the upper from the central axis of the interconnecting through hole Trade side and lower side of the interconnecting through hole 302 and not overlapping with the interconnecting a sep-302 In order to fill the solder 330 throughout the interthrough hole 302 i.e. at a position adjacent to the inter-:35 11 flux onto the metal plating film 321, formed on the wall of [0207]* The printed wiring board 305 is provided that other interconnecting through hole 302 or apply a solder with a mounting recess 358 opening stepwise substan- when paste on the wall of the interconnecting through hole tially at the center. An electronic component 350 is 302; before, the solder ball 303 is fused with heating. The mounted at the bottom of the mounting recess 358. The right surface of the insulating substrate 307 is covered with a electronic component 350 is electrically connected to 120 solder resist 306. The other constitutions are the same as those in the fifth embodiment.

recess 358 by bonding wires 351. The inner space of same [0216] was In this embodiment, since an annular pad 313 is provided along the peripheral edge of one opening of each interconnecting through hole 302, and a solder ball 303 is bonded onto the surface of the annular pad 313, the solder ball 303 can be substantially aligned Substrate 307 is covered on the surface with a solder treat with the interconnecting through hole 302. Accordingly, the area necessary for the interconnecting through an holes 302 and the area necessary for bonding solder ing substrates 307 are bonded to one another with 1150 balls 303 coincide with each other achieving formation a rese of interconnecting through holes, and solder balls with high density.

[182] [0217] 🗇 Further, since the area to be occupied by the In this embodiment, the multilayer substrate in the interconnecting through holes 302 and the solder balls 370 formed by laminating a plurality of insulating sub- 55% 303 is reduced to afford extra spaces on the surface of strates 307 contains interconnecting through holes 302, which the insulating substrate 307, conductor circuits, etc. can rube formed on such extra spaces, enabling high densification of surface packaging on the printed wiring board.

5

11.5

10211)

7. 792

Furthermore, the solder 330 which is embedded in the interconnecting through hole: 302 as a part of the solder ball 303, provides high reliability in the electrical continuity between the interconnecting through hole 302 and the solder ball 308% (1881) 1881

The same other effects as in the fifth embodiment can be obtained.

Tenth embodiment

[0220] Tenth embodiment is an embodiment of the fifth aspect of the invention.

In the printed wiring board 305 of this [0221] embodiment, a solder ball 303 is bonded at a position adjacent to each interconnecting through hele 302, as shown in Figure 39.

[0222] An oblong annular pad 310 is provided along the peripheral edge of one opening of each interconnecting through hole 302, as shown in Figure 40. A solderiball 303 is bonded onto the surface of this annular 120 Ethrough holes 302 and not overlapping with the through pad 310 at a position offset from the central exist of the interconnecting through hole 302: 111

[0223] The bither constitutions are the same as sost(40) as are two as a collections. those in the fifth embodiment! If I and the comment

Since the solder ball 303 is located at a posi-[0224] ment: With the or white the Australia.

bonded to a part of the annular pad 310 provided along wear [0233] varThe other constitutions are the same as the peripheral edge of the opening of each interconnect- those in the eighth embodiment.... Invention, not only high-density packaging of interconnecting through holes and solder balls but also high-ு 🖖 density witring on the surface of the printed wiring board 💚 வ realized likesin the ninth embodiment 🔑 என்றன. can be realized compared with the prior artar! as.

102261 1 The tenth embodiments exhibits the same ा भारत officer effects as in the ninth embodiment।व हा 🚟 🤄 The misself of the restrictions

becace of the light not

Carm. SCP's dispersify he was a mark to pro-

Eleventh embodiment the gall price deduction and Block and the control of the boy

had dof the fifth aspect of the invention seed for the fi

[0228] The printed wiring board 305 of this embodi- according to the control of t ment is a multilayer substrate 370 comprising laminat- .50 mem. (1) building up an odd number of conductive layers the being applicating of insulating substrates 307 as shown in Whenton and Figure 41.

The printed wiring board 305 has intercon-[0229] x^{μ} x^{μ} inecting through holes 302, sometof which penetrate all x_0, x_0, y_0 , rate positions; and x_0, y_0, y_0 y_0 ै 🔻 of the insulating substrates 307 and some of which do ्यं 55 कुमार (4) transferring a large amount of electrical informanot, for electrically connecting the layers of the multi- process of the multi- process of the multi-ு சிவர் layer substrate 370 சிக்க openings of the interconnect- , மாகவர the solder balls for external connection and achievthis or ing through holes 302 on one side of the wiring board the start of high densification of surface packaging.

.305 remain open and are provided with annular pads 313 and 310 having different shapes, respectively. The openings of the interconnecting through holes 302 on the other side of the wiring board 305 are covered with covering pads 314. The covering pads 314 are connected to conductor circuits 316 respectively.

The annular pads 313 and 310 are electri-[0230] cally connected to the covering pads 314: through the metal plating films 322 covering the walls of the interconnecting through holes 325. Solder balls 303 to be connected to pads 381 of a mother board 308 and the if like are bonded onto the surfaces of the annular pads 313 and 310, respectively. The respectively.

[0231] A solder ball 303 is bonded onto the surface of each annular pad 313 in alignment with the central axis A of each interconnecting through hole 302 (see Figure 38), Meanwhile, solder balls, 303, are bonded onto the surfaces of other annular pads 310 at positions offset from the central axes of the interconnecting tholes 302, respectively, i.e., at positions adjacent to the interconnecting through holes 302 (see Figures 39 and

and a [0232] here A heat-radiating plate 304 is bonded with a 25 bonding material 390 such as a prepreg onto the other 🖖 tion offset from the central axis of each interconnecting 🖖 🕆 side of the multilayer substrate 370 across from the side through hole 302 in this embodiment, a larger area is . If the own which the solder balls (303 are bonded. The heatnecessary for bonding solder balls and for forming inter- was Stadiating plate 304 covers a mounting hole 357 defined confrecting through holes 302 than in the กลังโกโลโกbodi- stepwise in the multilayer substrate 370 and has on its 330 elsurface an electronic component 350 adhered using a

.

3.5 17

بيني

4

T.Y

1 1. 1 ing through hole 302-in this embodiment, there is no 😊 🕫 (0234) որը վա this embodiment, the multilayer substrate need of forming the solder ball bonding areas and inter- 35 formed by laminating a plurality of insulating, substrates connecting through hole forming areas Independently betwee 307 countains interconnecting through holes 302 for unlike the prior art. Therefore, according to the present - 😁 🖒 electrically commedting the layers (Accordingly, highdensity packaging of conductor circuits 316, intercon-

pertor breezing to the element of the engineers to

SEINDUSTRIAL APPLICABILITY OF THE

The present invention provides a printed wir-[0235] - 45 ing board and a method for manufacturing the same grater which simproves a electrical appropriate of impultilayer ्षर्ट 🖟 [0227] 🖺 The eleventh embodiment is:an embodiment 👊 ः printed wiring boards, pagticularly, the present invention head if is capable of: in a more more at a sufficiency or

COLOR OF MEDICA

efficiently with no warping;

(2) controlling interlayer delamination; بريرين

(3) forming interconnecting through holes at accu-

2000

15

Claims

- A printed wiring board comprising an odd number n of conductive layers which are built up via insulating layers respectively and are electrically connected to one another via interconnecting through holes;
 - wherein the first conductive layer is a componentconnecting layer on which an electronic component is to be mounted and leads electric currents in and out of the electronic component; the n-th conductive layer is an external connecting layer for connecting external connecting terminals which lead electric currents in and out of the printed wiring board; the second to (n-1)-th conductive layers are current transmitting layers for transmitting internal currents of the printed wiring board; and the surface of the n-th conductive layer is covered with the n-th and outermost insulating layer with external connecting terminals being exposed.
- The printed wiring board according to Claim 1, wherein the external connecting terminals are sol-
- 3. A method of manufacturing a printed wiring board having an odd number n of conductive layers which are built up via insulating layers respectively and are electrically connected to one another via interconnecting through holes, the method comprising the steps of:
 - interposing insulating layers between the second to n-th conductive layers respectively and also forming interconnecting through holes for electrically connecting the conductive layers to one another;
 - faminating a prepreg and a copper foil on a surface of the second conductive layer, while laminating and press-bonding a prepreg on a surface of the n-th conductive layer to form a multilayer substrate having an odd number n of insulating layers and also locating the second to n-th conductive layers as internal layers of the multilayer substrate;

etching the copper foil to form a first conductive

forming interconnecting through holes in the first insulting layer and forming connecting holes in the n-th insulating layer respectively; forming a metal plating film for electrically connecting the first conductive layer with the second conductive layer on the walls of the interconnecting through holes of the first insulating layer; and

connecting external connecting terminals to the surface of the n-th conductive layer exposed through the interconnecting through holes of the n-th'insulating layer.

- 4. A printed wiring board comprising an internal insutall, b. lating substrate having a conductor circuit formed $n_{\mathrm{deg},n}$ on a surface thereof, at least one internal insulating Dataser laminated on a surface of the internal insulat-5 penner ing substrate, and an external insulating layer lami-Legge nated on a surface of the internal insulating layer, the internal insulating layer and the external insulat-· ing layer having an internal conductor circuit and an "y ne external conductor circuit respectively; 10. wherein the internal insulating layer is of a glass
 - cloth-reinforced prepreg; and the external insulating layer is of a resin.
- HOSPITAL TRACTOR TO HARREST 5. The printed wiring board according to Claim 4, having two or more internal insulating layers.
- STEED THE PERSON AT THE PARTY OF 6. The printed wiring board according to Claim 4 or 5. wherein the internal insulating layers have a coefficlassic cient of water absorption of 0.1 to 0.3 %.
- 7. A method of manufacturing a printed wiring board having a plurality of conductive layers which are built up via insulating layers respectively and are electrically connected to one another via intercon-25 11 necting through holes; the method comprising the thing consteps of promise after something of the disk

that with the country of the present that the t forming conductive layers on a plurality of insulating layers respectively;

30 January laminating sand press-bonding the cresulting and the same insulating layers to form a multilayer substrate; indicate on irradiating a laser beam on the multilayer sub-29.00 (12) strate at interconnecting through hole-forming portions to define interconnecting, through holes such that bottoms of the through holes the conductive layers; and a conductive layers; and the interconnecting through holes and filling them with the solder.

- restrict the restriction in the ordered comments and 40 8. The method of manufacturing a printed wiring board according to Claim 7, wherein the walls of the interconnecting through holes, are covered with nometal plating films.
- with the property of the state of the 45 9. The method of manufacturing a printed wiring person board according to Claim 7 or 8, wherein the con- $\oplus_{i\in \{0,1\}}$ ductive layers have a thickness of 10 to 70 μm
 - s produced loss is especial openior in estatorial 10. The method of manufacturing a printed wiring board according to any of Claims 7 to 9, wherein the insulating layers are flexible films made of a glass fiber-reinforced resin.
 - 11. A printed wiring board comprising an interconnecting through hole penetrating an insulating substrate, a covering pad covering one opening of the interconnecting through hole, and a conductor circuit provided along a peripheral edge of the other

opening which remains open: A trivial A the wherein the covering pad and the conductor circuit are electrically connected to each other via a metal plating film covering a wall of the interconnecting through hole; and a solder ball for external connection is bonded onto the surface of the covering pad.

- 12. The printed wiring board according to Claim 11, wherein the solder ball is located in alignment with the central axis of the interconnecting through hole.
- 13. The printed wiring board according to Claim 11, wherein the solder ball is located at a position offset from the interconnecting through hôle.
- 14. The printed wiring board according to any of Claims 11 to 13, wherein the surface of the insulating substrate is covered with a solder resist and the interconnecting through hole is filled with the solder resist.

guita. El fadh e chan Mall dhan th' goa.

15. A printed wiring board comprising an interconnecting through hole penetrating an insulating substrate, an annular pad disposed along a peripheral edge of one opening of the interconnecting through hole so as not to cover the opening a covering pad covering the other opening of the interconnecting through hole and a conductor circuit connected to the covering pad;

"wherein the annular pad and the dovering pad are electrically connected to each other by a metal plating "film covering as wall of the "interconnecting through hole; and a solder ball for external connection is bonded onto the surface of the annular pad.

- 16. The printed wiring board according to Claim 15, wherein the solder ball is located in alignment with the central axis of the interconnecting through hole, and the interconnecting through hole is filled with a solder as the lower part of the solder ball.
- 17. The printed wiring board according to Claim 15, wherein the solder ball is located at a position offset from the interconnecting through hole.
 - 18. The printed wiring board according to any of Claims
 15 to 17, wherein the surface of the insulating substrate is covered with a solder resist.

the following in the measurement of the first setting to the first set of the first set of

the section of the se

A 100 of the control of the control

The state of process of the contract of the state of the

25 the remain viscouries graded state and the survey of the position of the state of the state of the survey of th

The problems of the problems o


The many literagy of the between graphiness of the cost of low street and the many contrast entries of the cost of


4500 for the influence that the respect of the expect of t

55 Control of the new of the control of the control

But They are a second

8.1













Fig.6


















Fig.14







Fig.17



ofFig.18




Fig.19




Fig.20






Fig.22



0: 9:4

Fig.23 033







Fig.25



 $\Sigma \zeta$








Fig. 28








Fig.31




Fig.32






Fig.33





90.617








Fig.37














:: 1

Fig.44





Fig. 45



1.1.2

Fig.46








Fig. 47 100











	INTERNATIONAL SEARCH REPOR	ir l	International appli-	cation No.				
	7 5 0	·	PCT/JPS	98/00960				
	FICATION OF SUBJECT MATTER 1 H01L23/12, H05K3/46	· · · · · · · · · · · · · · · · · · ·						
According to	International Patent Classification (IPC) or to both, nat	ional classification a	nd IPC					
	SEARCHED	<u> </u>						
	cumentation searched (classification system followed b	y classification sym	ools)	·				
Jitsu Kokai	Jitsuyo Shinan Koho 1971-1998	Toroku Jitsuy Jitsuyo Shina	n Toroku Koho	1994-1998				
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)								
				·				
	VENUE CONSIDERED TO BE BELEVANT							
C. DOCU	MENTS CONSIDERED TO BE RELEVANT							
Category*	Citation of document, with indication, where app	ropriate, of the relev	ant passages	Relevant to claim No.				
	JP, 3-244194, A (Fujitsu Ltd							
x	October 30, 1991 (30. 10. 91) Page 2, lower right column, 1		ige 3,	4 -				
Ŷ	lower left column, line 12;	Fig. 1 (Fam	ily: none)	6, 9 s				
A .	i 🗀 i		,	1-3, 5				
	JP, 5-335440, A (Mitsubishi G		20., inc.),	. 1.				
Y	December 17, 1993 (17, 12, 9) Page 2, right column, lines 5	to 47. (Fam	ily (none)	4, 6				
A				5				
	JP, 8-31979, A (Toppan Print	ing Co.,-Lt	a.);					
	Page 3, right column; line 15	, naga 14 -14	reticolumn:	. 7				
X Y	line 15 Fig. 2 (Family: no	ne)	5	9				
A		1 5 2	₽! . •	8, 10				
	JP, 8-298298, A (Mitsubishi G	as Chemical	Co ₁ , Inc.),,					
Χ.	November 12, 1996 (12, 11, 9, Fig. 4) (Family: none)	6) · [#; [",	7. 1	11, 12				
A	rig. 4: (Camity: none)		_ !					
		ا جن ا						
	Eda Beel	1 T () 2 T	4: 1					
	1 1 1 의료 1 1 의료 1			,				
Fueth	er documents are disted in the continuation of Box C.	See patent fá	mily annex.					
ı — . —				mational filing date or priority				
A docum	al categories of cited documents: nent defining the general state of the art which is not	date and not in	conflict with the applic	ation but cited to understand				
- consid	ered to be of particular relevance document but published on or after the international filing date	the principle or	theory underlying the i	evention claimed invention cannot be				
"I." docum	nent which may throw doubts on priority claffin(s) or which is	considered nov	el or cannot be consider	red to involve an inventive step				
cited i	o establish the publication date of another challon or other largest (as specified)	"Y" document of pa	nent is taken alone inicular relevance; the o	claimed invention cannot be when the document is				
O docum	nent referring to an oral disclosure, use, exhibition of other	considered to i	not be more other such	when the document is documents, such combination				
P docum	nent published prior to the international filing date but later than	heine hlwichs	to's person skilled in the	e art				
the pr	ionity date claimed	& document men	ber of the same patent	lacruty				
Date of the	e actual completion of the international search e 2, 1998 (02. 06. 98)	Date of mailing of	the international se 					
[15 20 20	.00	1					
Name and mailing address of the ISA/ Authorized officer Japanese Patent Office								
	/ D	Telephone No.	•					
Facsimile	INO.	1						

Form PCT/ISA/210 (second sheet) (July 1992)

INTERNATIONAL SEARCH REPORT International application No. PCT/JP98/009

F DOMEN SATISFY OF BE OF

Category	Citation of document; with indication, who	ere appropriate, of the relevant p	ussages ::	Relevant to claim No	
	JP, 8-279571, A (Shinko Electric Industries			eye to sup to	
	co Itd.).			<i>y</i>	
	October 22, 1996 (22. 10.	30),	101	0:15, 1,60	
X	Fig. 3 (Family: none)	-		17, 18	
Α	,		-		
	1 Jan 1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	i	war ora - do	lufter 4 .	
		0.49 (1.13) 3	73	그런 : (* 1) 1 10 년	
	160 to 191		وامخر الأراب	า เราสมาครา	
, 51 ₄ ,		1		700 1 7443	
	Prince of the second	1		era i falladis	
1	· ·	i sa th'	. 1 2 1 2 2 5	, in the special p	
\	MEA TODDINGS 1 75		(40 364	A CALL AND CO.	
!	a Major wat 1984 days 3		1		
	1 -	1	1	province t	
1		:w.;		rear company t	
ĺ		1	(0 to) FE	have relieve	
1	1.	1		-2	
† · · · · ·					
ļ.	→ 2 ชื่อพิสาราสุดเหติดให้เรื่อง 3	t lis to solution pullation	ាខែ មា ១៩៤	माञ्च स्मयुक्ती 🧪	
1					
100 g 200	er lybracio sath lebblika sitt.	ាន ព្រឹក្សា និក្សា (3)	sebolica (des	esprise to a contract	
1, ,		, so extrastic our.	The grander of	or motion thought	
1 '	I grant to a making draw two water to a taking	your beautiful to			
				4 · **** 14 · **** 1 · · · · · · · · · · · · · · ·	
da na	The second of th	Lingte to it steparties a	nse a lan d	instruction and	
rife do l Light of the	remain egy moduelynna naun k e in makkab ka e kanna legnide	Lingte (+ 1) stember (http://tailloof/lingte)	mae a landi Hillionest in	ਹਨ ਦੀ ਜ਼ਿਲ੍ਹ ਜ਼ਿਲ੍ਹੇ ਵਿਜ਼ਲ੍ਹੇ	
rife do l Light of the	or menerally involved providing the company of the	Lingte to this enable of music factions in 1964 this learning in 1964	mse a lan ol Hilliones, Ho Salematik ny	nekuba edi Susebian ta Bulan edi	
rife do l Light of the	remain egy moduelynna naun k e in makkab ka e kanna legnide	Lingte (+ 1) stember (http://tailloof/lingte)	mse a lan ol Hilliones, Ho Salematik ny	merchin en Scoepher i Scoepher i	
rife do l Light of the	or menerally involved providing the company of the	Lingte to this enable of music factions in 1964 this learning in 1964	mser a lan iz dil im kup di sa empli ili ku demona ali ka	orangan dan dan dan dan dan dan dan dan dan d	
rife do l Light of the	or menerally involved providing the company of the	Longle in Discontainer e neuer, twill ent Eigen en Trebourg in Georgia (1900) Entelographysister eust Educacia Discontainer	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	or menerally involved providing the company of the	Lingte sold scenation of now, facilism is govern or in early with solve topicking of www.com	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	or menerally involved providing the company of the	Longle in Discontainer e neuer, twill ent Eigen en Trebourg in Georgia (1900) Entelographysister eust Educacia Discontainer	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	Tender and in violation in autorities in the entire to violation in the entire to the	Longle in Discontainer e neuer, twill ent Eigen en Trebourg in Georgia (1900) Entelographysister eust Educacia Discontainer	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura — eda Ostose se tamo do Ostose por electronico Educación do contracto Educación do contracto	
rife do l Light of the	or menerally involved providing the company of the	Longle in Discontainer e neuer, twill ent Eigen en Trebourg in Georgia (1900) Entelographysister eust Educacia Discontainer	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura — eda Ostose se tamo do Ostose por electronico Educación do contracto Educación do contracto	
rife do l Light of the	Tender and in violation in autorities in the entire to violation in the entire to the	Longle in Discontainer e neuer, twill ent Eigen en Trebourg in Georgia (1900) Entelographysister eust Educacia Discontainer	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	The second of th	Longle in Discontainer e neuer, twill ent Eigen en Trebourg in Georgia (1900) Entelographysister eust Educacia Discontainer	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	The second secon	Longle in Discontainer e neuer, twill ent Eigen en Trebourg in Georgia (1900) Entelographysister eust Educacia Discontainer	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	The second of th	Longle in Discontainer e neuer, twill ent Eigen en Trebourg in Georgia (1900) Entelographysister eust Educacia Discontainer	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura — eda Ostose se tamo do Ostose por electronico Educación do contracto Educación do contracto	
rife do l Light of the	The second secon	Longie is it is enached on the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	The second secon	Longle in Discontainer e neuer, twill ent Eigen en Trebourg in Georgia (1900) Entelographysister eust Educacia Discontainer	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	anerdandari — edu Salas bilani — bil Bilani — bilani Bilani — bilani — bilani Bilani — bilani	
rife do l Light of the	The second secon	Longie is it is enached on the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura — eda Ostose se tamo do Ostose por electronico Educación do contracto Educación do contracto	
rife do l Light of the	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura — eda Ostose se tamo do Ostose por electronico Educación do contracto Educación do contracto	
rife do l Light of the	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura — eda Ostose se tamo do Ostose por electronico Educación do contracto Educación do contracto	
rife do l Light of the	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura — eda Ostose se tamo do Ostose por electronico Educación do contracto Educación do contracto	
rife do l Light of the	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o los lengie o los	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o cue	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o cue	arestructura e e e e e e e e e e e e e e e e e e e	
rife do l Light of the	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o cue	arestructura — eda Ostose se tamo do Ostose por electronico Educación do contracto Educación do contracto	
rife di . Lista india	The second secon	Longie is it is enached in the control of the contr	med a lan id dil Innoc) on saleri) (III oe demina i los lengie o cue	arestructura — eda Ostose se tamo do Ostose por electronico Educación do contracto Educación do contracto	

Form PCT/ISA/210 (continuation of second sheet) (July 1992)